


NSD1624-DSPR Demo Board User Guide

AN-15-0004

Author:Long Huojun



FEATURES

The NSD1624 demo board is designed to test NSD1624-DSPR electronic characteristic. The related pins have been drawn out to the connector P1, P4, P5 and P6. User can test the performance according to the request.





Figure 1. NSD1624 Demo Board




INDEX

1.DEMO BOARD OVERVIEW	2
2.DEMO BOARD INTRODUCTION	4
3.APPLICATION NOTES	4
4.SCHEMATIC AND PCB LAYOUT OF DEMO BOARD	5
5.REVISION HISTORY	7

1.Demo Board Overview







Board size: 63.8mm x 34mm x 1.6mm Board Layers: 2 Layers Connector pitch: 2.54mm

Table 1. Pin Configuration and Description

Connector	Description			
P1	Voltage input VDD and GND.			
P2	Jumper cap between VDD and BST			
P3	Jumper cap between GND and SW			
P4	High-side power supply BST and return reference SW.			
P5	input HI and input LI.			
P6	output HO and output LO.			

Table 2. BOM list

Designator	Description	Value	Manufacturer	Part Number
C1, C4	1206, Capacitors, ceramic, X7R, general purpose	4.7uF	Murata	GRM31CR71H475KA12#
C2, C5	0603, Capacitors, ceramic, X7R, general purpose	100nF	Murata	GRM188R72A104KA35#
C3, C6	0805, Capacitors, ceramic, X7R, general purpose	1uF	Murata	GCM21BR71H105KA03#
C8, C10	0603, Capacitors, ceramic, X7R, general purpose	1nF	Murata	GCD188R71H102KA01#
R2, R5	0603, Resistors	0Ω	UNI-ROYAL	0603WAF0000T5E
R3, R6	0805, Resistors	0Ω	UNI-ROYAL	0805W8F0000T5E
U1	NSD1624-DSPR	NSD1624-DSPR	Novosense	/
P1,P4	2.54mm pitch 1X 3 , Connector			
P2,P3	2.54mm pitch 1X 2, Connector			
P5,P6	2.54mm pitch 2X3, Connector			
GND1, GND2, GND3, SW1	Black test pin			
HI1, LI1, VDD, LO1, HO1	Red test pin			

2.Demo Board Introduction

The demo board can normally operate when it is powered by 10~20V DC power on VDD and BST. P2 is the jump cap between BST and VDD; P3 is the jump cap between SW and GND. The power supply between BST and SW can be independently provided or use the same power supply between VDD and GND according to user's require.

The terminal strip P5 is used for high-side and low-side PWM input. Two 0Ω resistors have welded at R2 and R5 to connect input to HI and LI pins, while the locations of R1, R7, C7 and C9 have been reserved to debug. R3, R4and C8 are used as HO output load and R6, R8 and C10 are used as LO output load. HI, LI, HO and LO have been drawn to the test points that can observe the corresponding signal waveforms of NSD1624.

3.Application Notes

The demo board is 2 layers with 1oz copper and the minimum distance between SW and GND is only 35mil on board. The demo board is intended for function test use only and high voltage applications should be noted.

It is recommended that users avoid shaping the input signals to the gate driver in attempt to slow down the signal at the output. However, a small input filter can be used to filter out the ringing introduced by test interference. Users can change the resistors and capacitors at R2, R5, C7 and C9. It should be noted that changing these parameters would affect the propagation delay time and other parameters.

According to the datasheet, the load capacitance is selected as 1nF and the load resistor is selected as 0Ω to test the rise time. It is normal for ring caused by the parasitic inductance as shown in Figure 3. The resistance value can be increased to solve this problem.




Figure 3. Input and output waveforms

4.Schematic and PCB Layout of Demo Board




Figure 4. Schematic

AN-15-0004 NSD1624-DSPR Demo Board User Guide






Figure 5. Top Layer




Figure 6. Bottom Layer

5.Revision History

Revision	Description	Author	Date
1.0	Initial version	Long Huojun	02/8/2023

Sales Contact: sales@novosns.com;Further Information: www.novosns.com

IMPORTANT NOTICE

The information given in this document (the "Document") shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE's products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE's products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an "AS IS" basis, and is intended only for skilled developers designing with NOVOSENSE' products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE's products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd